FASTAR: FRI Accelerator for Scalable Transparent ARguments of Knowledge
FASTAR is an FPGA accelerator that speeds the FRI protocol used by transparent post-quantum zk-STARKs.
FASTAR is an FPGA accelerator for the FRI protocol that dominates prover cost in transparent zk-STARK systems. Unlike Groth16-style zk-SNARKs, these proofs rely only on collision-resistant hashes and avoid a trusted setup, but FRI creates heavy Merkle commitments and irregular memory access. Implemented with High-Level Synthesis, FASTAR parameterizes polynomial evaluation, recursive split-and-fold, and Merkle-tree construction and generates designs from a board's resource constraints.
- FASTAR accelerates FRI, the main prover bottleneck in zk-STARKs.
- It uses HLS blocks for evaluation, split-and-fold, and Merkle trees.
- Hardware is generated from a target FPGA's resource and memory limits.
- The design targets transparent, hash-based, post-quantum proofs.
From the original article
1 min read at arxiv.orgZero-Knowledge Proofs (ZKPs) enable a prover to cryptographically convince a verifier of the validity of a statement without revealing any underlying secrets, forming a foundational primitive for verifiable computation.
By Tengkai Gong · arxiv.org
A short excerpt; the article and its images belong to the publisher. Summary, key facts and assessment above are AI-written from the article and can be wrong.