Skip to content
NewA calmer, faster ZeroHour

RISC-V MCU design bounds runtime protection-policy delegation

Original title: Reconfiguring System-Level Protection Through Bounded Delegation in RISC-V MCUs

arXiv cs.CRby Luís Cunha ()1 min read
AI summary · x-ai/grok-4.7Summaries by Vani AI

A CVA6-based World Checker adds 7.1% LUT and 1.2% FF for eight rules, with no access-latency or frequency loss.

The paper argues commercial MCU protections can restrict who changes rules but not what policy an authorized domain may create. It proposes ownership and rule containment so configuration authority and recursive delegation stay bounded, with range changes checked before commit. An open-source RISC-V World Checker on a CVA6 SoC shows delegated OTA reconfiguration cuts transition latency 89.5% versus hypervisor mediation and 94.6% versus trusted firmware. Artifacts are planned for open-source release.

Unconfirmed: The paper says artifacts will be open-sourced; a completed release is not shown.

Key facts
  • FPGA evaluation reports no degradation in access latency or operating frequency.
  • Overhead is 7.1% LUT and 1.2% FF for eight rules.
  • Delegated OTA reconfiguration is 89.5% faster than hypervisor mediation.
  • It is 94.6% faster than trusted firmware mediation.
Analyze this story with Vani AIImpact, who is affected and what defenders should do, in a new chat

From the original article

1 min read at arxiv.org

MCU-based embedded and cyber-physical systems increasingly require protection policies to change at runtime as resources, software, and system composition evolve. Yet widely used COTS MCU protection mechanisms are still largely designed around statically established policies.

arXiv cs.CR

By Luís Cunha · arxiv.org

Read the full article at arXiv cs.CR

A short excerpt; the article and its images belong to the publisher. Summary, key facts and assessment above are AI-written from the article and can be wrong.